The data acquisition system for the SLD detector will make extensive use of parallel processing at the front-end level. Fastbus acquisition modules are being built with powerful processing capabilities for calibration, data reduction and further pre-processing of the large amount of analog data handled by each module. This paper describes the read-out electronics chain and data pre-processing system adapted for most of the detector channels, exemplified by the central drift chamber waveform digitization and processing system.
Introduction
The SLD detector"' is being constructed to study e+e-collisions at energies up to 100 GeV in the centre-of-mass at the Stanford Linear Collider (SLC). It is a large solenoidal detector designed to cover 97% of the full solid angle with good tracking resolution, extensive particle identification, and finely segmented electromagnetic and hadronic calorimetry. A cross section of a quadrant of the detector is shown schematically in Fig. 1 . The main components are l A vertex detector consisting of 220 CCD chips arranged in two cylinders around the beam, with a total of 50 million pixels of data. The task of the data acquisition system is to collect and record the data from the entire detector with the precision required by the performance of the detector components, and within a time consistent with an overall low system dead-time. With a total of about 100,000 analog read-out channels, online calibration procedures and data pre-processing become important system design considerations. In addition, the trigger logic is considered an integral part of the SLD data acquisition system. When compared to colliding ring experiments, the low 180 Hz repetition rate of the SLC allows different approaches to be taken to the whole data acquisition task. Thus, with 5.5 msec between beam crossings, a relatively slow read-out of the data used by the trigger is acceptable, and the trigger decision can be implemented exclusively in microprocessor based software. Furthermore, with an expected average rate of events accepted by the trigger of 1 -2 Hz, read-out times as long as 50 msec for accepted events give an acceptable system dead-time below 10%. The solutions adapted by SLD for the detector read-out reflect this low repetition rate. They are characterized by l analog data storage directly at the individual detector components, l a very high degree of multiplexing of data transfer into the data acquisition modules outside the detector, l very powerful calibration and data reduction logic on each data acquisition module, and l higher level processing for e.g. trigger algorithms, data formatting, and further online event processing. This paper will concentrate on the data acquisition modules as seen in the context of the above points. The discussion will be restricted to the central drift chamber read-out, but the scheme is with only minor variations valid for the analog channels of all detector components and will all be summarized at the end.
System Design
The data acquisition systemtal is implemented in Fastbus, with the overall architecture shown in Fig. 2 . The leveling reflects the degree of parallel processing at each stage of the read-out sequence and calibration procedure, with each level having enough microprocessor based power to do a considerable amount of pre-processing before sending the data on to the next higher level. Drift times and third coordinate by charge division will be measured for each of the about 5,000 sense wires. In the drift coordinate, a precision of 100 pm is required, or about 10 nsec in drift time (the drift velocity is 9 pm/nsec). For charge division, the goal is a resolution of 1% of the wire length which translates into a similar relative precision on each of the two charge measurements. In order to handle the high cell occupancy that will occur in narrow jets, the electronics is being designed to measure tracks with spatial separation in excess of 1 mm, corresponding to pulses about 100 nsec apart.
SYSTEM OVERVIEW
The requirements for both timing and charge resolution in a multi-hit situation has led to a read-out scheme using waveform sampling, shown schematically in Fig. 3 . Data from each of the analog channels is sampled 512 times at 8 nsec intervals. Rather than transmitting every signal on individual cables to an external digitizer, the data is stored in an Analog Memory Unit"] (AMU), positioned directly on the end-plate of the drift chamber. The AMU is a custom VLSI chip containing 256 sample and hold circuits. To obtain the necessary dense packing, the AMU chips have been placed in a 16-chip hybrid with circuitry for the read and write clock. For the purpose of the central drift chamber the AMU chips inside the hybrid can be configured in pairs to serve 8 sense-wire channels (one cell) with 512 samples each.
In addition to the analog storage, the signals are passed through an analog comparator and latched for each beam crossing. This condensed information is passed to an SSP at the trigger level which uses the data from the whole drift chamber to identify candidate tracks. A trigger reject decision will be taken in time to be ready to accept the next beam crossing 5.5 msec later. Full digitization is only done for events accepted by the trigger, and for these events a total of 64 channels (32 K samples) are multiplexed out at a rate of 1.5 psec/sample via an analog optical fibre to the Waveform Sampling Module (WSM) and digitized sequentially by a 1%bit ADC. The total read-out and digitization time is about 50 msec, after which the system is ready to accept a new event.
Waveform Sampling Modules reside in Fastbus crates shown at the lowest level in Fig. 2 . To facilitate further data processing both ends of the same wire are read out by the same WSM, and four sets of data streams will be handled in parallel by the same module. As a result, each acquisition module can process 512 analog channels (256 double-ended wires), and the whole system for the central drift chamber will occupy only two Fastbus crates. The WSM modules will perform full calibration corrections and data reduction at the acquisition rate of 1.5 psec/sample and do further waveform processing to determine hit times and charges at a slower rate compatible with the average 1 -2 Hz trigger rate. On-board memory will allow buffering of several events at each stage of processing. Each DSP is supported by 128 Kbytes of program memory. Since the DSP can normally only access 128 Kbytes of data memory, a special memory mapping scheme is implemented for the 320 Kbytes of buffer memory. The DSP will be programmed to detect leading edges of possibly overlapping drift chamber pulses by requiring threshold crossings of the first derivative of the signal, determine the drift time by a leading edge algorithm, and integrate the signal to form the total charge. The results will again be stored in the buffer memory in a format readily usable as part of the complete event. The memory is sufficiently large that a number of events, both reduced waveforms and calculated times and charges, can be stored. This allows the DSPs to operate asynchronously and to achieve a good utilization of the parallel processing power. Through Fastbus the DSP will signal the end of processing of an event, and it is up to the crate master (SSP)
to read the processed data from memory through Fastbus whenever all DSPs in the system have responded. The system is as such characterized by a very large amount of parallel processing power in DSPs combined with a distributed event buffering on the data acquisition boards.
SYSTEM CALIBRATION
Because each sample in the AMUs must be separately calibrated, a very large amount of calibration constants need to be determined (each WSM board holds 4.6 Mbytes of constants). An essential ingredient of the calibration system is therefore to exploit the parallelism in processing power obtained by the distributed system of DSPs and SSPs. By applying known DC levels to the inputs of the AMUs, the complete electronics chain from AMUs to ADCs can be calibrated simultaneously for all AMU samples. It is the task of the DSPs to record the data from the calibration events and to calculate the calibration constants and diagnostics relevant for its own set of electronics channels. Having obtained the constants, they are copied into the calibration memory through Fastbus under control of the crate SSP. Diagnostic information is directed to the host computer.
Additionally, a calibration pulser system will be used in order to calibrate the individual channels through the preamplifiers.
I -- Correction Unit (DCU) will calibrate all four readings, subtract the base-lines, and select the appropriate gain based on the signal size. During data acquisition, the DSP will in this case work synchronously at the acquisition rate and form energy sums and bit maps of energy depositions. Because of the smaller amount of data in this case, the total acquisition will finish in about 1 msec and the digitized and pre-processed data will be used in the trigger decision. For the vertex detector, the analog storage is provided by the detector CCD chips themselves, and the read-out is done serially for each chip through a flash ADC into the data acquisition modules. Subsequent data reduction is performed to exclude empty pixels and remove background induced high amplitude signals.
Due to the large amount of data, the reduction in this case will rely primarily on specialized hardware. Table 1 shows estimates of the amount of data at each level of processing for all detector components. Also shown is the number of analog sampling cells which need to be calibrated.
Extensive prototype testing of all main detector components, including their read-out systems, is planned for autumn 1986. The AMU hybrids were tested in a Camac module in connection with a prototype drift chamber in early 1986.
Optical fibre link, DCU chip and WSM acquisition module have been designed and are scheduled to be used for the up-coming tests. 
